|
|
74dd3fb1d8
|
resume with the TDC
|
2020-10-25 22:49:43 -05:00 |
|
|
|
240b6e26d4
|
minimal change from https://zipcpu.com/tutorial/ex-04-reqwalker.tgz
|
2020-10-25 22:09:23 -05:00 |
|
|
|
3a9c0343c1
|
use 1 Hz clock for visible walking
|
2020-10-25 21:38:28 -05:00 |
|
|
|
4e192d5d70
|
remove strobe parts since it is on its own branch
|
2020-10-25 20:37:32 -05:00 |
|
|
|
6096187250
|
tut4 with busy and request
|
2020-10-24 14:29:44 -05:00 |
|
|
|
0a724d30d0
|
make sure the verification works
|
2020-10-23 19:27:49 -05:00 |
|
|
|
5f18f8f88c
|
formal verification stuff
|
2020-10-23 19:09:57 -05:00 |
|
|
|
e284e518ed
|
led walker
|
2020-10-23 15:50:04 -05:00 |
|
|
|
66010c90d9
|
assign reg in always block
|
2020-10-23 15:18:09 -05:00 |
|
|
|
70d8ea268e
|
simulate a few more cycles
|
2020-10-23 15:05:41 -05:00 |
|
|
|
400ebbb9aa
|
shift right as well
|
2020-10-23 14:50:34 -05:00 |
|
|
|
45160b50a9
|
add tut3 folder, shift register code works
|
2020-10-23 14:42:07 -05:00 |
|
|
|
3a3830b443
|
tweaks in tut 2
|
2020-10-23 12:48:46 -05:00 |
|
|
|
12829a3e9c
|
add clock constraint, amend Makefile
|
2020-10-23 11:49:21 -05:00 |
|
|
|
42c5b8a47f
|
timescale in verilator command
|
2020-10-23 10:16:04 -05:00 |
|
|
|
f9b7340667
|
change width in blinky sim
|
2020-10-23 09:52:03 -05:00 |
|
|
|
9fe8d26364
|
little improvement on Makefile
|
2020-10-22 22:15:18 -05:00 |
|
|
|
7bb2d41932
|
create a dummy clock gen, can include it in both sim and synth
|
2020-10-22 21:58:42 -05:00 |
|
|
|
1198429d53
|
new project for tdc, copied code from blinky and changed structure
|
2020-10-22 21:28:17 -05:00 |
|
|
|
ccdfe6da64
|
blinky_with_pll, works on hardware but verilator does not know how to handle the SB40_PLL_CORE yet
|
2020-10-19 22:25:27 -05:00 |
|
|
|
08ff4b2dbb
|
blinky on icefun
|
2020-10-12 21:04:59 -05:00 |
|
