|
|
99a8661faa
|
calib delay?
|
2020-12-16 15:01:39 -06:00 |
|
|
|
e7a23afcb0
|
use 3-bit transmit state, add header/footer around data, skip debounce for now
|
2020-11-02 15:49:11 -06:00 |
|
|
|
45f845f671
|
can transmit data out, but in wrong order ...
|
2020-11-01 09:30:46 -06:00 |
|
|
|
aeaf18c2d4
|
skip debounce in simulation
|
2020-10-30 17:52:42 -05:00 |
|
|
|
568775a169
|
indent
|
2020-10-27 10:39:56 -05:00 |
|
|
|
5a58da34af
|
move debouncing parts to top module
|
2020-10-27 07:50:25 -05:00 |
|
|
|
92f059ab54
|
use only top bits of the data to display
|
2020-10-26 22:45:17 -05:00 |
|
|
|
124d1fff63
|
add debouncing buttons before start/stop
|
2020-10-26 22:33:44 -05:00 |
|
|
|
c6cc9bc99f
|
change divison factor in clk_gen for 100 MHz
|
2020-10-26 22:00:42 -05:00 |
|
|
|
61bab9153d
|
hack to use PLL in synthesizing, and fake 100 MHz on verilator
|
2020-10-26 21:58:13 -05:00 |
|
|
|
a0b211338c
|
working stop watch
|
2020-10-26 17:35:52 -05:00 |
|
|
|
4886fad4b2
|
tdc state machine
|
2020-10-26 16:06:00 -05:00 |
|
|
|
74dd3fb1d8
|
resume with the TDC
|
2020-10-25 22:49:43 -05:00 |
|
|
|
7bb2d41932
|
create a dummy clock gen, can include it in both sim and synth
|
2020-10-22 21:58:42 -05:00 |
|
|
|
1198429d53
|
new project for tdc, copied code from blinky and changed structure
|
2020-10-22 21:28:17 -05:00 |
|
