|
|
568775a169
|
indent
|
2020-10-27 10:39:56 -05:00 |
|
|
|
61bab9153d
|
hack to use PLL in synthesizing, and fake 100 MHz on verilator
|
2020-10-26 21:58:13 -05:00 |
|
|
|
a0b211338c
|
working stop watch
|
2020-10-26 17:35:52 -05:00 |
|
|
|
7bb2d41932
|
create a dummy clock gen, can include it in both sim and synth
|
2020-10-22 21:58:42 -05:00 |
|
