|
|
aeaf18c2d4
|
skip debounce in simulation
|
2020-10-30 17:52:42 -05:00 |
|
|
|
92f059ab54
|
use only top bits of the data to display
|
2020-10-26 22:45:17 -05:00 |
|
|
|
a0b211338c
|
working stop watch
|
2020-10-26 17:35:52 -05:00 |
|
|
|
4886fad4b2
|
tdc state machine
|
2020-10-26 16:06:00 -05:00 |
|
|
|
7bb2d41932
|
create a dummy clock gen, can include it in both sim and synth
|
2020-10-22 21:58:42 -05:00 |
|
