nam/iceFun_Projects
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

move debouncing parts to top module

Browse Source
This commit is contained in:
Nam Tran
2020-10-27 07:50:25 -05:00
parent 92f059ab54
commit 5a58da34af
2 changed files with 21 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
tdc/rtl/tdc.v
View File

@@ -12,21 +12,6 @@ module tdc #(parameter COUNTER_WIDTH=16)(
reg [COUNTER_WIDTH-1:0] counter; reg [COUNTER_WIDTH-1:0] counter;
assign o_data = counter; assign o_data = counter;
reg db_start, db_stop;
debounce db1 (
// Outputs
.db (db_start),
// Inputs
.clk (i_clk),
.reset (i_reset),
.sw (i_start));
debounce db2 (
// Outputs
.db (db_stop),
// Inputs
.clk (i_clk),
.reset (i_reset),
.sw (i_stop));
// states // states
localparam state_idle = 2'b00; localparam state_idle = 2'b00;
localparam state_started = 2'b01; localparam state_started = 2'b01;
@@ -48,19 +33,19 @@ end
always @(*) begin always @(*) begin
case (current_state) case (current_state)
state_idle: begin state_idle: begin
if (db_start && (~db_stop)) if (i_start && (~i_stop))
next_state <= state_started; next_state <= state_started;
else else
next_state <= state_idle; next_state <= state_idle;
end end
state_started: begin state_started: begin
if (~db_start && (~db_stop)) if (~i_start && (~i_stop))
next_state <= state_running; next_state <= state_running;
else else
next_state <= state_started; next_state <= state_started;
end end
state_running: begin state_running: begin
if (~db_start && (db_stop)) if (~i_start && (i_stop))
next_state <= state_stopped; next_state <= state_stopped;
else else
next_state <= state_running; next_state <= state_running;

20
tdc/rtl/top.v
View File

@@ -28,14 +28,30 @@ module top #(parameter WIDTH=24)(
.i_clk (i_clk)); .i_clk (i_clk));
/* verilator lint_on PINMISSING */ /* verilator lint_on PINMISSING */
reg db_start, db_stop;
debounce db1 (
// Outputs
.db (db_start),
// Inputs
.clk (clk_100MHz),
.reset (~i_resetN),
.sw (~i_startN));
debounce db2 (
// Outputs
.db (db_stop),
// Inputs
.clk (clk_100MHz),
.reset (~i_resetN),
.sw (~i_stopN));
tdc #(.COUNTER_WIDTH(TDC_COUNTER_WIDTH)) tdc0 ( tdc #(.COUNTER_WIDTH(TDC_COUNTER_WIDTH)) tdc0 (
// Outputs // Outputs
.o_ready (buf_ready), .o_ready (buf_ready),
.o_data (buf_data), .o_data (buf_data),
// Inputs // Inputs
.i_clk (clk_100MHz), .i_clk (clk_100MHz),
.i_start (~i_startN), .i_start (db_start),
.i_stop (~i_stopN), .i_stop (db_stop),
.i_reset (~i_resetN)); .i_reset (~i_resetN));
always @(posedge clk_1Hz) begin always @(posedge clk_1Hz) begin