This website requires JavaScript.
Explore
Help
Register
Sign In
nam
/
iceFun_Projects
Watch
1
Star
0
Fork
0
You've already forked iceFun_Projects
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
Files
ec6b3431be19f0c3f52b48479082d4cffd424901
iceFun_Projects
/
serialTx-tut5
/
constraints
/
timing.py
Nam Tran
ec6b3431be
uart tx using zipcpu tut5 code
2020-10-27 14:50:10 -05:00
2 lines
27 B
Python
Raw
Blame
History
ctx
.
addClock
(
"
i_clk
"
,
100
)
Reference in New Issue
View Git Blame
Copy Permalink