Compare commits
1 Commits
naive_3Hz_
...
tut4-with-
| Author | SHA1 | Date | |
|---|---|---|---|
| 556a79e705 |
@@ -19,7 +19,7 @@ module top(i_clk, o_led, o_led_row_0, i_request, o_busy);
|
|||||||
reg [WIDTH-1:0] counter;
|
reg [WIDTH-1:0] counter;
|
||||||
reg [3:0] state;
|
reg [3:0] state;
|
||||||
reg [5:0] led_buf; // output buffer, take into account the icefun use active low LED
|
reg [5:0] led_buf; // output buffer, take into account the icefun use active low LED
|
||||||
// reg strobe;
|
reg strobe;
|
||||||
reg busy_buf;
|
reg busy_buf;
|
||||||
wire req_buf;
|
wire req_buf;
|
||||||
|
|
||||||
@@ -30,8 +30,8 @@ module top(i_clk, o_led, o_led_row_0, i_request, o_busy);
|
|||||||
|
|
||||||
initial begin
|
initial begin
|
||||||
led_buf = 6'h0;
|
led_buf = 6'h0;
|
||||||
// {strobe, counter} = 0;
|
{strobe, counter} = 0;
|
||||||
counter = 0;
|
// counter = 0;
|
||||||
state = 0;
|
state = 0;
|
||||||
busy_buf = 0;
|
busy_buf = 0;
|
||||||
end
|
end
|
||||||
@@ -45,26 +45,26 @@ module top(i_clk, o_led, o_led_row_0, i_request, o_busy);
|
|||||||
// counter and strobe run only during busy signal is High
|
// counter and strobe run only during busy signal is High
|
||||||
always @(posedge clk_12MHz) begin
|
always @(posedge clk_12MHz) begin
|
||||||
if (busy_buf)
|
if (busy_buf)
|
||||||
counter <= counter + 1'b1;
|
// counter <= counter + 1'b1;
|
||||||
// {strobe, counter} <= counter + 1'b1;
|
{strobe, counter} <= counter + 1'b1;
|
||||||
else
|
else
|
||||||
// {strobe, counter} <= 0;
|
{strobe, counter} <= 0;
|
||||||
counter <= 0;
|
// counter <= 0;
|
||||||
end
|
end
|
||||||
|
|
||||||
// state change once strobe starts
|
// state change once strobe starts
|
||||||
always @(posedge clk_12MHz) begin
|
always @(posedge clk_12MHz) begin
|
||||||
if (!busy_buf && req_buf)
|
if (!busy_buf && req_buf)
|
||||||
state <= 4'h1;
|
state <= 4'h1;
|
||||||
else if (state >= 4'hB)
|
else if (state >= 4'hB && strobe)
|
||||||
state <= 4'h0;
|
state <= 4'h0;
|
||||||
else if (state != 0)
|
else if (state != 0 && strobe)
|
||||||
state <= state + 1'b1;
|
state <= state + 1'b1;
|
||||||
end
|
end
|
||||||
|
|
||||||
// fsm for led_buf
|
// fsm for led_buf
|
||||||
always @(posedge clk_12MHz) begin
|
always @(posedge clk_12MHz) begin
|
||||||
// if (strobe)
|
if (strobe)
|
||||||
case (state)
|
case (state)
|
||||||
4'h1: led_buf <= 6'b00_0001;
|
4'h1: led_buf <= 6'b00_0001;
|
||||||
4'h2: led_buf <= 6'b00_0010;
|
4'h2: led_buf <= 6'b00_0010;
|
||||||
|
|||||||
Reference in New Issue
Block a user