make sure the verification works
This commit is contained in:
@@ -22,6 +22,7 @@ module top(i_clk, o_led, lcol1);
|
|||||||
initial begin
|
initial begin
|
||||||
obuf = 8'h1;
|
obuf = 8'h1;
|
||||||
{strobe, counter} = 0;
|
{strobe, counter} = 0;
|
||||||
|
led_index = 0;
|
||||||
end
|
end
|
||||||
|
|
||||||
always @(posedge clk_12MHz)
|
always @(posedge clk_12MHz)
|
||||||
|
|||||||
Reference in New Issue
Block a user