`default_nettype none
// dummy clock generator, should be replaced by a PLL clock gen eventually
module clk_gen(
   input wire i_clk,
   output wire o_clk
);

assign o_clk = i_clk;

endmodule
// Local Variables:
// verilog-library-directories:(".." "./rtl" ".")
// End: