nam/iceFun_Projects
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

another uart demonstration: uart echo module

Browse Source
This commit is contained in:
Nam Tran
2021-05-30 15:19:08 -05:00
parent 99a8661faa
commit 2cbbe090ed
10 changed files with 532 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
uart/constraints/timing.py Normal file
View File

@@ -0,0 +1 @@
ctx.addClock("clk", 12)